CY74FCT2652T 8-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

Q PACKAGE (TOP VIEW)

CPAB [

SAB 1 2

GAB 3

A₁ [] 4

 $A_2 \coprod 5$

 $A_3 \square 6$

A₄ [] 7

A₅ [8

A₆ [9

A₇ 🛮 10

A₈ L 11

GND [] 12

SCCS044B - MAY 1994 - REVISED NOVEMBER 2001

24 🛮 V_{CC}

22 SBA

21 GBA

20 B₁

19 B₂

18 B₃

17 🛮 B₄

16 🛮 B₅

15 B₆

14 B₇

13 B₈

23 CPBA

- **Function and Pinout Compatible With FCT** and F Logic
- 25- Ω Output Series Resistors Reduce **Transmission-Line Reflection Noise**
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise **Characteristics**
- Ioff Supports Partial-Power-Down Mode Operation
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- 12-mA Output Sink Current **15-mA Output Source Current**
- Independent Register for A and B Buses
- **Multiplexed Real-Time and Stored Data Transfer**
- **3-State Outputs**

description

The CY74FCT2652T consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. Control (GAB and GBA) inputs control the transceiver functions. Select-control (SAB and SBA) inputs select either real-time or stored data transfer.

The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during transition between stored and real-time data. A low input level selects real-time data, and a high level selects stored data. Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CPAB or CPBA) inputs, regardless of levels at the select- or enable-control inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.


On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2652T can replace the CY74FCT652T to reduce noise in existing designs.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCCS044B - MAY 1994 - REVISED NOVEMBER 2001

ORDERING INFORMATION

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	QSOP – Q	Tape and reel	5.4	CY74FCT2652CTQCT	FCT2652C	
=40°C 10 85°C	QSOP - Q	Tape and reel	6.3	CY74FCT2652ATQCT	FCT2652A	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION				
GAB	GBA	CPAB	СРВА	SAB	SBA	A ₁ -A ₈	B ₁ -B ₈	OPERATION OR FUNCTION				
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation				
L	Н	1	1	Χ	X	Input	Input	Store A and B data				
Х	Н	1	H or L	Х	Χ	Input	Unspecified§	Store A data, hold B data				
Н	Н	\uparrow	\uparrow	X [‡]	X	Input	Output	Store A data in both registers				
L	Х	H or L	1	Х	Х	Unspecified§	Input	Hold A data, store B data				
L	L	\uparrow	\uparrow	Χ	X‡	Output	Input	Store B data in both registers				
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus				
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus				
Н	Н	Χ	Χ	L	Х	Input	Output	Real-time A data to B bus				
Н	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus				
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus				

 $H = High logic level, L = Low logic level, X = Don't care, \uparrow = Low-to-high clock transition$



[‡] Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

[§] The data output functions can be enabled or disabled by various signals at GAB or GBA. Data input functions always are enabled, i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.





Figure 1. Bus-Management Functions



SCCS044B - MAY 1994 - REVISED NOVEMBER 2001

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1)	
Ambient temperature range with power applied, T _A	. −65°C to 135°C
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
IOH	High-level output current			-15	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

CY74FCT2652T 8-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCCS044B - MAY 1994 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.75,$	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
Voн	$V_{CC} = 4.75,$	$I_{OH} = -15 \text{ mA}$		2.4	3.3		V
V _{OL}	$V_{CC} = 4.75,$	I _{OL} = 12 mA			0.3	0.55	V
R _{out}	$V_{CC} = 4.75,$	I_{OL} = 12 mA		20	25	40	Ω
V _{hys}	All inputs				0.2		V
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$				5	μΑ
lіН	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 2.7 \text{ V}$				±1	μΑ
I _{IL}	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$				±1	μΑ
lozh	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V				10	μΑ
lozL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V				-10	μΑ
los [‡]	V _{CC} = 5.25 V,	V _{OUT} = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V$,	V _{OUT} = 4.5 V				±1	μΑ
Icc	V _{CC} = 5.25 V,	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
ΔlCC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4$	V , $f_1 = 0$, Outputs ope	n		0.5	2	mA
I _{CCD} ¶	$V_{CC} = \underline{5.25} \text{ V}$, One inpu GAB = $\overline{\text{GBA}}$ = GND, V_{IN}				0.06	0.12	mA/ MHz
	V _{CC} = 5.25 V,	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
I _C #	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	mA
IC	GAB = GBA = GND, SAB = CPAB = GND, SBA = VCC	Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.8	5.6	
		at 50% duty cycle	V _{IN} = 3.4 V or GND		5.1	14.6	
C _i					5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

I_C = I_{CC} + Δ I_{CC} × D_H × N_T + I_{CCD} (f₀/2 + f₁ × N₁) Where:

I_C = Total supply current

I_{CC} = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the I_{CC} formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, Ins tests should be performed last.

[§] Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND

This parameter is derived for use in total power-supply calculations.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


			CY74FCT	2652AT	CY74FCT2	UNIT		
			MIN MAX		MIN	MAX	ONIT	
t _W †	Pulse duration, clock		2		2		ns	
t _{su}	Setup time, before clock↑	A or B	1.5		1.5		ns	
th	Hold time, after clock↑	A or B	5		5		ns	

 $[\]dagger$ With one data channel switching, $t_{W(L)} = t_{W(H)} = 4$ ns and $t_r = t_f = 1$ ns.

switching characteristics over operating free-air temperature range (see Figure 2)

PARAMETER	FROM	то	CY74FCT	2652AT	CY74FCT	2652CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNII
t _{PLH}	A or B	B or A	1.5	6.3	1.5	5.4	ns
^t PHL	AOIB	BOIA	1.5	6.3	1.5	5.4	
^t PZH	GAB or GBA	B or A	1.5	9.8	1.5	7.8	ns
t _{PZL}	GAD OF GDA	BUIA	1.5	9.8	1.5	7.8	115
^t PHZ	GAB or GBA	B or A	1.5	6.3	1.5	6.3	ns
t _{PLZ}	GAD OF GDA	BOIA	1.5	6.3	1.5	6.3	115
^t PLH	CPAB or CPBA	B or A	1.5	6.3	1.5	5.7	ns
^t PHL	CPAB OI CPBA	BOIA	1.5	6.3	1.5	5.7	115
t _{PLH}	SAB or SBA	B or A	1.5	7.7	1.5	6.2	ns
^t PHL	SAB OF SBA	BULK	1.5	7.7	1.5	6.2	115

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT2652ATQCT	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2652A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 16-Aug-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT2652ATQCT	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 16-Aug-2012



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CY74FCT2652ATQCT	SSOP	DBQ	24	2500	367.0	367.0	38.0	

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



DBQ (R-PDSO-G24)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated